

REALTEK

RTL8102E-GR

INTEGRATED FAST ETHERNET CONTROLLER FOR PCI EXPRESS™ APPLICATIONS

DATASHEET

Rev. 1.0

15 June 2007

Track ID: JATR-1076-21



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

www.realtek.com.tw

COPYRIGHT

©2007 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document “as is”, without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the software engineer’s reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

REVISION HISTORY

Revision	Release Date	Summary
1.0	2007/06/15	First Release

Table of Contents

1. General Description	1
2. Features	2
3. System Applications	2
4. Pin Assignments.....	3
4.1. PACKAGE IDENTIFICATION	3
5. Pin Descriptions.....	4
5.1. POWER MANAGEMENT/ISOLATION	4
5.2. PCI EXPRESS INTERFACE	4
5.3. EEPROM.....	5
5.4. TRANSCEIVER INTERFACE	5
5.5. CLOCK.....	5
5.6. REGULATOR & REFERENCE	5
5.7. LEDs	6
5.8. POWER & GROUND.....	6
5.9. GPIO.....	6
5.10. JTAG	7
5.11. NC (NOT CONNECTED) PINS	7
6. Functional Description.....	8
6.1. PCI EXPRESS BUS INTERFACE	8
6.1.1. PCI Express Transmitter.....	8
6.1.2. PCI Express Receiver	8
6.2. LED FUNCTIONS	8
6.2.1. Link Monitor.....	8
6.2.2. Rx LED	9
6.2.3. Tx LED	9
6.2.4. Tx/Rx LED	10
6.2.5. LINK/ACT LED	11
6.3. PHY TRANSCEIVER.....	11
6.3.1. PHY Transmitter.....	11
6.3.2. PHY Receiver.....	12
6.4. EEPROM INTERFACE	12
6.5. POWER MANAGEMENT	13
6.6. VITAL PRODUCT DATA (VPD)	15
6.7. MESSAGE SIGNED INTERRUPT (MSI)	16
6.7.1. MSI Capability Structure in PCI Configuration Space.....	16
6.7.2. Message Control.....	17
6.7.3. Message Address	17
6.7.4. Message Upper Address	18
6.7.5. Message Data	18
6.8. MSI-X.....	19
6.8.1. MSI-X Capability Structure in PCI Configuration Space.....	19

6.8.2.	<i>Message Control</i>	20
6.8.3.	<i>Table Offset/BIR</i>	20
6.8.4.	<i>PBA Offset/PBA BIR</i>	21
6.8.5.	<i>Message Address for MSI-X Table Entries</i>	21
6.8.6.	<i>Message Upper Address for MSI-X Table Entries</i>	22
6.8.7.	<i>Message Data for MSI-X Table Entries</i>	22
6.8.8.	<i>Vector Control for MSI-X Table Entries</i>	22
6.8.9.	<i>Pending Bits for MSI-X PBA Entries</i>	22
6.9.	RECEIVE-SIDE SCALING (RSS)	23
6.9.1.	<i>Receive-Side Scaling (RSS) Initialization</i>	23
6.9.2.	<i>RSS Operation</i>	24
7.	Characteristics	25
7.1.	ABSOLUTE MAXIMUM RATINGS	25
7.2.	RECOMMENDED OPERATING CONDITIONS	25
7.3.	CRYSTAL REQUIREMENTS	25
7.4.	THERMAL CHARACTERISTICS	26
7.5.	DC CHARACTERISTICS	26
7.6.	AC CHARACTERISTICS	27
7.6.1.	<i>Serial EEPROM Interface Timing</i>	27
7.7.	PCI EXPRESS BUS PARAMETERS	29
7.7.1.	<i>Differential Transmitter Parameters</i>	29
7.7.2.	<i>Differential Receiver Parameters</i>	30
7.7.3.	<i>REFCLK Parameters</i>	30
7.7.4.	<i>Auxiliary Signal Timing Parameters</i>	34
8.	Mechanical Dimensions	35
9.	Ordering Information	35

List of Tables

Table 1.	Power Management/Isolation	4
Table 2.	PCI Express Interface	4
Table 3.	EEPROM	5
Table 4.	Transceiver Interface	5
Table 5.	Clock.....	5
Table 6.	Regulator & Reference	5
Table 7.	LEDs.....	6
Table 8.	Power & Ground.....	6
Table 9.	GPIO Pins	6
Table 10.	JTag	7
Table 11.	NC (Not Connected) Pins	7
Table 12.	EEPROM Interface.....	12
Table 13.	Message Control	17
Table 14.	Message Address	17
Table 15.	Message Upper Address	18
Table 16.	Message Data.....	18
Table 17.	Message Control	20
Table 18.	Table Offset/BIR	20
Table 19.	PBA Offset/PBA BIR.....	21
Table 20.	Message Address for MSI-X Table Entries.....	21
Table 21.	Message Upper Address for MSI-X Table Entries.....	22
Table 22.	Message Data.....	22
Table 23.	Vector Control for MSI-X Table Entries.....	22
Table 24.	Pending Bits for MSI-X PBA Entries.....	22
Table 25.	Absolute Maximum Ratings.....	25
Table 26.	Recommended Operating Conditions.....	25
Table 27.	Crystal Requirements	25
Table 28.	Thermal Characteristics.....	26
Table 29.	DC Characteristics	26
Table 30.	EEPROM Access Timing Parameters	28
Table 31.	Differential Transmitter Parameters	29
Table 32.	Differential Receiver Parameters.....	30
Table 33.	REFCLK Parameters	30
Table 34.	Auxiliary Signal Timing Parameters	34
Table 35.	Ordering Information.....	35

List of Figures

Figure 1.	Pin Assignments	3
Figure 2.	Rx LED	9
Figure 3.	Tx LED	9
Figure 4.	Tx/Rx LED	10
Figure 5.	LINK/ACT LED	11
Figure 6.	Message Capability Structure	16
Figure 7.	MSI-X Capability Structure	19
Figure 8.	MSI-X Table Structure	19
Figure 9.	MSI-X PBA Structure	19
Figure 10.	Serial EEPROM Interface Timing	27
Figure 11.	Single-Ended Measurement Points for Absolute Cross Point and Swing	32
Figure 12.	Single-Ended Measurement Points for Delta Cross Point	32
Figure 13.	Single-Ended Measurement Points for Rise and Fall Time Matching	32
Figure 14.	Differential Measurement Points for Duty Cycle and Period	33
Figure 15.	Differential Measurement Points for Rise and Fall Time	33
Figure 16.	Differential Measurement Points for Ringback	33
Figure 17.	Reference Clock System Measurement Point and Loading	34
Figure 18.	Auxiliary Signal Timing	34

1. General Description

The Realtek RTL8102E-GR Fast Ethernet controller combines an IEEE 802.3 10/100Base-T compliant Media Access Controller (MAC), PCI Express bus controller, and embedded memory. With state-of-the-art DSP technology and mixed-mode signal technology, the RTL8102E-GR offers high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable. Functions such as Crossover Detection & Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to provide robust transmission and reception capability at high speeds.

The device supports the PCI Express 1.1 bus interface for host communications with power management and is compliant with the IEEE 802.3u specification for 10/100Mbps Ethernet. It also supports an auxiliary power auto-detect function, and will auto-configure related bits of the PCI power management registers in PCI configuration space.

Advanced Configuration Power management Interface (ACPI)—power management for modern operating systems that are capable of Operating System-directed Power Management (OSPM)—is supported to achieve the most efficient power management possible. PCI MSI (Message Signaled Interrupt) and MSI-X are also supported.

In addition to the ACPI feature, remote wake-up (including AMD Magic Packet™ and Microsoft® Wake-up frame) is supported in both ACPI and APM (Advanced Power Management) environments. To support WOL from a deep power down state (e.g., D3cold, i.e. main power is off and only auxiliary exists), the auxiliary power source must be able to provide the needed power for the RTL8102E-GR.

The RTL8102E-GR is fully compliant with Microsoft® NDIS5, NDIS6(IPv4, IPv6, TCP, UDP) Checksum and Segmentation Task-offload(Large send and Giant send) features, and supports IEEE 802 IP Layer 2 priority encoding and IEEE 802.1Q Virtual bridged Local Area Network (VLAN). The above features contribute to lowering CPU utilization, especially benefiting performance when in operation on a network server.

The RTL8102E-GR supports Receive Side Scaling (RSS) to hash incoming TCP connections and load-balance received data processing across multiple CPUs. RSS improves the number of transactions per second and number of connections per second, for increased network throughput.

The device also features inter-connect PCI Express technology. PCI Express is a high-bandwidth, low pin count, serial, interconnect technology that offers significant improvements in performance over conventional PCI and also maintains software compatibility with existing PCI infrastructure. The device embeds an adaptive equalizer in the PCIe PHY for ease of system integration and excellent link quality. The equalizer enables the length of the PCB traces to reach 40 inches.

The RTL8102E-GR is suitable for multiple market segments and emerging applications, such as desktop, mobile, workstation, server, communications platforms, and embedded applications.

2. Features

- Integrated 10/100 transceiver
- Auto-Negotiation with Next Page capability
- Supports PCI Express™ 1.1
- Supports pair swap/polarity/skew correction
- Crossover Detection & Auto-Correction
- Wake-on-LAN and remote wake-up support
- Microsoft® NDIS5, NDIS6 Checksum Offload (IPv4, IPv6, TCP, UDP) and Segmentation Task-offload (Large send and Giant send) support
- Supports Full Duplex flow control (IEEE 802.3x)
- Fully complies with IEEE 802.3, IEEE 802.3u
- Supports IEEE 802.1P Layer 2 Priority Encoding
- Supports IEEE 802.1Q VLAN tagging
- Serial EEPROM
- Transmit/Receive on-chip buffer support
- Supports power down/link down power saving
- Supports PCI MSI (Message Signaled Interrupt) and MSI-X
- Supports Receive-Side Scaling (RSS)
- 64-pin QFN package (Green package)
- Embeds an adaptive equalizer in PCI express PHY (PCB traces to reach 40 inches)

3. System Applications

- PCI Express™ Fast Ethernet on Motherboard, Notebook, or Embedded system

4. Pin Assignments




Figure 1. Pin Assignments

4.1. Package Identification

Green package is indicated by a 'G' in the location marked 'T' in Figure 1.

5. Pin Descriptions

The signal type codes below are used in the following tables:

I: Input	S/T/S: Sustained Tri-State
O: Output	O/D: Open Drain
T/S: Tri-State bi-directional input/output pin	

5.1. Power Management/Isolation

Table 1. Power Management/Isolation

Symbol	Type	Pin No	Description
LANWAKEB	O/D	19	Power Management Event: Open drain, active low. Used to reactivate the PCI Express slot's main power rails and reference clocks.
ISOLATEB	I	36	Isolate Pin: Active low. Used to isolate the RTL8102E-GR from the PCI Express bus. The RTL8102E-GR will not drive its PCI Express outputs (excluding LANWAKEB) and will not sample its PCI Express input as long as the Isolate pin is asserted.

5.2. PCI Express Interface

Table 2. PCI Express Interface

Symbol	Type	Pin No	Description
REFCLK_P	I	26	PCI Express Differential Reference Clock Source: 100MHz $\pm$ 300ppm.
REFCLK_N	I	27	
HSOP	O	29	PCI Express Transmit Differential Pair.
HSOIN	O	30	
HSIP	I	23	PCI Express Receive Differential Pair.
HSIN	I	24	
PERSTB	I	20	PCI Express Reset Signal: Active low. When the PERSTB is asserted at power-on state, the RTL8102E-GR returns to a pre-defined reset state and is ready for initialization and configuration after the de-assertion of the PERSTB.
CLKREQB	O/D	33	Reference clock request signal. This signal is used by the RTL8102E-GR to request starting of the PCI Express reference clock.

5.3. EEPROM

Table 3. EEPROM

Symbol	Type	Pin No	Description
EESK	O	48	Serial data clock.
EEDI/AUX	O/I	47	EEDI: Output to serial data input pin of EEPROM. AUX: Input pin to detect if Aux. Power exists or not on initial power-on. This pin should be connected to EEPROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to Aux. Power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8102E-GR assumes that no Aux. Power exists.
EEDO	I	45	Input from serial data output pin of EEPROM.
EECS	O	44	EECS: EEPROM chip select.

5.4. Transceiver Interface

Table 4. Transceiver Interface

Symbol	Type	Pin No	Description
MDIP0	I/O	3	In MDI mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX.
MDIN0	I/O	4	In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX.
MDIP1	I/O	6	In MDI mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX.
MDIN1	I/O	7	In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX.

5.5. Clock

Table 5. Clock

Symbol	Type	Pin No	Description
CKTAL1	I	60	Input of 25MHz clock reference.
CKTAL2	O	61	Output of 25MHz clock reference.

5.6. Regulator & Reference

Table 6. Regulator & Reference

Symbol	Type	Pin No	Description
RSET	I	64	Reference. External resistor reference.

5.7. LEDs

Table 7. LEDs

Symbol	Type	Pin No	Description				
LED0	O	57	LEDS1-0	00	01	10	11
LED1	O	56	LED0	Tx/Rx	LINK10/ACT	Tx	LINK10/ACT
LED2	O	55	LED1	LINK100	LINK100/ACT	LINK	LINK100/ACT
LED3	O	54	LED2	LINK10	FULL	Rx	FULL
			LED3	NA	NA	FULL	NA

Note 1: During power down mode, the LED signals are logic high.

Note 2: LEDSI-0's initial value comes from the 93C46. If there is no 93C46, the default value of the (LEDS1, LEDSI0) = (1, 1).

5.8. Power & Ground

Table 8. Power & Ground

Symbol	Type	Pin No	Description
VDD33	Power	16, 37, 46, 53	Digital 3.3V power supply.
DVDD12	Power	15, 21, 43, 58	Digital 1.2V power supply.
AVDD12	Power	5, 8	Analog 1.2V power supply.
EVDD12	Power	22, 28	Analog 1.2V power supply.
AVDD33	Power	2	Analog 3.3V power supply.
EGND	Power	25, 31	Analog Ground.
GND	Power	65	Ground (Exposed Pad).
VCTRL12D	O	63	1.2 voltage output supplies power to the DVDD12 power pin.
VCTRL12A	O	1	1.2 voltage output supplies power to the AVDD12 power pin.

Note: Refer to the most updated schematic circuit for correct configuration.

5.9. GPIO

Table 9. GPIO Pins

Symbol	Type	Pin No	Description
GPI	I	50	Input GPIO Pin.
GPO	O	51	Output GPIO Pin. This pin reflects the link up or link down state. High: Link up. Low: Link down.

5.10. JTag

Table 10. JTag

Symbol	Type	Pin No	Description
TDO	I/O	34	Test Data Out.
TDI	I/O	35	Test Data In.
TSTCK	I	40	Test Clock.
TMS	I	41	Test Mode Select.
TRSTB	I	42	Test Reset (Active Low).

5.11. NC (Not Connected) Pins

Table 11. NC (Not Connected) Pins

Symbol	Type	Pin No	Description
NC		9, 10, 11, 12, 13, 14, 17, 18, 32, 34, 35, 38, 39, 52, 59, 62	Not Connected.

6. Functional Description

6.1. *PCI Express Bus Interface*

The RTL8102E-GR complies with PCI Express Base Specification Revision 1.1, and runs at a 2.5GHz signaling rate with X1 link width, i.e., one transmit and one receive differential pair. The RTL8102E-GR supports four types of PCI Express messages: interrupt messages, error messages, power management messages, and hot-plug messages. To ease PCB layout constraints, PCI Express lane polarity reversal and link reversal are also supported.

6.1.1. PCI Express Transmitter

The RTL8102E-GR's PCI Express block receives digital data from the Ethernet interface and performs data scrambling with Linear Feedback Shift Register (LFSR) and 8B/10B coding technology into 10-bit code groups. Data scrambling is used to reduce the possibility of electrical resonance on the link, and 8B/10B coding technology is used to benefit embedded clocking, error detection, and DC balance by adding an overhead to the system through the addition of 2 extra bits. The data code groups are passed through its serializer for packet framing. The generated 2.5Gbps serial data is transmitted onto the PCB trace to its upstream device via a differential driver.

6.1.2. PCI Express Receiver

The RTL8102E-GR's PCI Express block receives 2.5Gbps serial data from its upstream device to generate parallel data. The receiver's PLL circuits are re-synchronized to maintain bit and symbol lock. Through 8B/10B decoding technology and data de-scrambling, the original digital data is recovered and passed to the RTL8102E-GR's internal Ethernet MAC to be transmitted onto the Ethernet media.

6.2. *LED Functions*

The RTL8102E-GR supports four LED signals in four different configurable operation modes. The following sections describe the various LED actions.

6.2.1. Link Monitor

The Link Monitor senses link integrity, such as LINK10, LINK100, LINK10/100, LINK10/ACT, or LINK100/ACT. Whenever link status is established, the specific link LED pin is driven low. Once a cable is disconnected, the link LED pin is driven high, indicating that no network connection exists.

6.2.2. Rx LED

In 10/100Mbps mode, blinking of the Rx LED indicates that receive activity is occurring.




Figure 2. Rx LED

6.2.3. Tx LED

In 10/100Mbps mode, blinking of the Tx LED indicates that transmit activity is occurring.




Figure 3. Tx LED

6.2.4. Tx/Rx LED

In 10/100Mbps mode, blinking of the Tx/Rx LED indicates that both transmit and receive activity is occurring.




Figure 4. Tx/Rx LED

6.2.5. LINK/ACT LED

In 10/100Mbps mode, blinking of the LINK/ACT LED indicates that the RTL8102E-GR is linked and operating properly. When this LED is high for extended periods, it indicates that a link problem exists.




Figure 5. LINK/ACT LED

6.3. PHY Transceiver

6.3.1. PHY Transmitter

Based on state-of-the-art DSP technology and mixed-mode signal processing technology, the RTL8102E-GR operates at 10/100Mbps over standard CAT.5 UTP cable (100Mbps), and CAT.3 UTP cable (10Mbps).

MII (100Mbps) Mode

The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 25MHz (TXC), are converted into 5B symbol code through 4B/5B coding technology, then through scrambling and serializing, are

converted to 125Mhz NRZ and NRZI signals. After that, the NRZI signals are passed to the MLT3 encoder, then to the D/A converter and transmitted onto the media.

MII (10Mbps) Mode

The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 2.5MHz (TxC), are serialized into 10Mbps serial data. The 10Mbps serial data is converted into a Manchester-encoded data stream and is transmitted onto the media by the D/A converter.

6.3.2. PHY Receiver

MII (100Mbps) Mode

The MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing recovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and is then presented to the MII interface in 4-bit-wide nibbles at a clock speed of 25MHz.

MII (10Mbps) Mode

The received differential signal is converted into a Manchester-encoded stream first. Next, the stream is processed with a Manchester decoder and is de-serialized into 4-bit-wide nibbles. The 4-bit nibbles are presented to the MII interface at a clock speed of 2.5MHz.

6.4. EEPROM Interface

The RTL8102E-GR requires the attachment of an external EEPROM. The 93C46/93C56 is a 1K-bit/2K-bit EEPROM. The EEPROM interface permits the RTL8102E-GR to read from, and write data to, an external serial EEPROM device.

Values in the external EEPROM allow default fields in PCI configuration space and I/O space to be overridden following a power-on or software EEPROM auto-load command. The RTL8102E-GR will auto-load values from the EEPROM. If the EEPROM is not present, the RTL8102E-GR initialization uses default values for the appropriate Configuration and Operational Registers. Software can read and write to the EEPROM using bit-bang accesses via the 9346CR Register, or using PCI VPD (Vital Product Data). The interface consists of EESK, EECS, EEDO, and EEDI.

The correct EEPROM (i.e. 93C46/93C56) must be used in order to ensure proper LAN function.

Table 12. EEPROM Interface

EEPROM	Description
EECS	93C46/93C56 chip select.
EESK	EEPROM serial data clock.
EEDI/Aux	Input data bus/Input pin to detect whether Aux. Power exists on initial power-on. This pin should be connected to EEPROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to Aux. Power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8102E-GR assumes that no Aux. Power exists.
EEDO	Output data bus.

6.5. Power Management

The RTL8102E-GR is compliant with ACPI (Rev 1.0, 1.0b, 2.0), PCI Power Management (Rev 1.1), PCI Express Active State Power Management (ASPM), and Network Device Class Power Management Reference Specification (V1.0a), such as to support an Operating System-directed Power Management (OSPM) environment.

The RTL8102E-GR can monitor the network for a Wakeup Frame, a Magic Packet, and notify the system via a PCI Express Power Management Event (PME) Message, Beacon, or LANWAKEB pin when such a packet or event occurs. Then the system can be restored to a normal state to process incoming jobs.

When the RTL8102E-GR is in power down mode (D1 ~ D3):

- The Rx state machine is stopped. The RTL8102E-GR monitors the network for wakeup events such as a Magic Packet and Wakeup Frame in order to wake up the system. When in power down mode, the RTL8102E-GR will not reflect the status of any incoming packets in the ISR register and will not receive any packets into the Rx on-chip buffer.
- The on-chip buffer status and packets that have already been received into the Rx on-chip buffer before entering power down mode are held by the RTL8102E-GR.
- Transmission is stopped. PCI Express transactions are stopped. The Tx on-chip buffer is held.
- After being restored to D0 state, the RTL8102E-GR transmits data that was not moved into the Tx on-chip buffer during power down mode. Packets that were not transmitted completely last time are re-transmitted.

The D3cold_support_PME bit (bit15, PMC register) and the Aux_I_b2:0 bits (bit8:6, PMC register) in PCI configuration space depend on the existence of Aux power. If aux. power is absent, the above 4 bits are all 0 in binary.

Example:

If EEPROM D3c_support_PME = 1:

- If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C3 FF, then PCI PMC = C3 FF)
- If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0's (if EEPROM PMC = C3 FF, then PCI PMC = 03 7E)

In the above case, if wakeup support is desired when main power is off, it is suggested that the EEPROM PMC be set to C3 F7 (Realtek EEPROM default value).

If EEPROM D3c_support_PME = 0:

- If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C3 7F, then PCI PMC = C3 7F)
- If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0's (if EEPROM PMC = C3 7F, then PCI PMC = 03 7E)

In the above case, if wakeup support is not desired when main power is off, it is suggested that the EEPROM PMC be set to 03 7E.

Magic Packet Wakeup occurs only when the following conditions are met:

- The destination address of the received Magic Packet is acceptable to the RTL8102E-GR, e.g., a broadcast, multicast, or unicast packet addressed to the current RTL8102E-GR adapter.
- The received Magic Packet does not contain a CRC error.
- The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the corresponding wake-up method (message, beacon, or LANWAKEB) can be asserted in the current power state.
- The Magic Packet pattern matches, i.e. $6 * FFh + \text{MISC (can be none)} + 16 * \text{DID (Destination ID)}$ in any part of a valid Ethernet packet.

A Wakeup Frame event occurs only when the following conditions are met:

- The destination address of the received Wakeup Frame is acceptable to the RTL8102E-GR, e.g., a broadcast, multicast, or unicast address to the current RTL8102E-GR adapter.
- The received Wakeup Frame does not contain a CRC error.
- The PMEn bit (CONFIG1#0) is set to 1.
- The 16-bit CRC* of the received Wakeup Frame matches the 16-bit CRC of the sample Wakeup Frame pattern given by the local machine's OS. Or, the RTL8102E-GR is configured to allow direct packet wakeup, e.g., a broadcast, multicast, or unicast network packet.

Note: 16-bit CRC: The RTL8102E-GR supports eight long wakeup frames (covering 128 mask bytes from offset 0 to 127 of any incoming network packet).

The corresponding wake-up method (message, beacon, or LANWAKEB) is asserted only when the following conditions are met:

- The PMEn bit (bit0, CONFIG1) is set to 1.
- The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1.
- The RTL8102E-GR may assert the corresponding wake-up method (message, beacon, or LANWAKEB) in the current power state or in isolation state, depending on the PME_Support (bit15-11) setting of the PMC register in PCI Configuration Space.
- A Magic Packet, LinkUp, or Wakeup Frame has been received.
- Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space clears this bit and causes the RTL8102E-GR to stop asserting the corresponding wake-up method (message, beacon, or LANWAKEB) (if enabled).

When the RTL8102E-GR is in power down mode, e.g., D1-D3, the IO and MEM accesses to the RTL8102E-GR are disabled. After a PERSTB assertion, the device's power state is restored to D0 automatically if the original power state was D3_{cold}. There is almost no hardware delay at the device's power state transition. When in ACPI mode, the device does not support PME (Power Management Enable) from D0 (this is the Realtek default setting of the PMC register auto-loaded from EEPROM). The setting may be changed from the EEPROM, if required.

6.6. Vital Product Data (VPD)

Bit 31 of the Vital Product Data (VPD) capability structure in the RTL8102E-GR's PCI Configuration Space is used to issue VPD read/write commands and is also a flag used to indicate whether the transfer of data between the VPD data register and the 93C46/93C56/93C66 has completed or not.

Write VPD register: (write data to the 93C46/93C56/93C66)

Set the flag bit to 1 at the same time the VPD address is written to write VPD data to EEPROM. When the flag bit is reset to 0 by the RTL8102E-GR, the VPD data (4 bytes per VPD access) has been transferred from the VPD data register to EEPROM.

Read VPD register: (read data from the 93C46/93C56/93C66)

Reset the flag bit to 0 at the same time the VPD address is written to retrieve VPD data from EEPROM. When the flag bit is set to 1 by the RTL8102E-GR, the VPD data (4 bytes per VPD access) has been transferred from EEPROM to the VPD data register.

Note1: Refer to the PCI 2.3 Specifications for further information.

Note2: The VPD address must be a DWORD-aligned address as defined in the PCI 2.3 Specifications.

VPD data is always consecutive 4-byte data starting from the VPD address specified.


Note3: Realtek reserves offset 60h to 7Fh in EEPROM mainly for VPD data to be stored.

Note4: The VPD function of the RTL8102E-GR is designed to be able to access the full range of the 93C46/93C56/93C66 EEPROM.

6.7. Message Signaled Interrupt (MSI)

6.7.1. MSI Capability Structure in PCI Configuration Space

Capability Structure for 32-bit Message Address



Capability Structure for 64-bit Message Address




Figure 6. Message Capability Structure

6.7.2. Message Control

Table 13. Message Control

Bits	RW	Field	Description																		
15:8	RO	Reserved	Reserved. Always return 0																		
7	RO	64-bit address capable	1: The RTL8102E-GR is capable of generating a 64-bit message address. 0: The RTL8102E-GR is NOT capable of generating a 64-bit message address. This bit is read only and the RTL8102E-GR is set to 1.																		
6:4	RW	Multiple Message Enable	System software (e.g., BIOS, OS) indicates to the RTL8102E-GR the number of allocated messages/vectors (equal to or less than the number of requested messages/vectors). This field after PCI reset is ‘000’.																		
			<table> <tr> <th>Encoding</th> <th>Number of Messages/Vectors</th> </tr> <tr> <td>000</td> <td>1</td> </tr> <tr> <td>001</td> <td>2</td> </tr> <tr> <td>010</td> <td>4</td> </tr> <tr> <td>011</td> <td>8</td> </tr> <tr> <td>100</td> <td>16</td> </tr> <tr> <td>101</td> <td>32</td> </tr> <tr> <td>110</td> <td>Reserved</td> </tr> <tr> <td>111</td> <td>Reserved</td> </tr> </table>	Encoding	Number of Messages/Vectors	000	1	001	2	010	4	011	8	100	16	101	32	110	Reserved	111	Reserved
			Encoding	Number of Messages/Vectors																	
			000	1																	
			001	2																	
			010	4																	
			011	8																	
			100	16																	
			101	32																	
110	Reserved																				
111	Reserved																				
3:1	RO	Multiple Message Capable	Indication to system software (e.g., BIOS, OS) of the number of RTL8102E-GR requested vectors. The RTL8102E-GR supports only one vector messages/vectors.																		
			<table> <tr> <th>Encoding</th> <th>Number of Messages/Vectors</th> </tr> <tr> <td>000</td> <td>1</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </table>	Encoding	Number of Messages/Vectors	000	1	Others	Reserved												
			Encoding	Number of Messages/Vectors																	
			000	1																	
Others	Reserved																				
0	RW	MSI Enable	1: Enable MSI (the INTx pin is disabled automatically as MSI and INTx are mutually exclusive), this bit is set by system software. 0: Disable MSI (Default value after power-on or PCI reset)																		

6.7.3. Message Address

Table 14. Message Address

Bits	RW	Field	Description
31:02	RW	Message Address	System-specified message/vector address. Low DWORD aligned address for MSI memory write transaction.
01:00	RO	Reserved	Always return '00'. This bit is read only.

6.7.4. Message Upper Address

Table 15. Message Upper Address

Bits	RW	Field	Description
31:00	RW	Message Upper Address	System-specified message/vector upper address. Upper 32 bits of a 64-bit message/vector address. This register is effective only when the DAC function is enabled, i.e., 64-bit addressing is enabled; bit7 in Message Control register is set. If the contents of this register are 0, the RTL8102E-GR only performs 32-bit addressing for the memory write of the messages/vectors. This bit is read/write.

6.7.5. Message Data

Table 16. Message Data

Bits	RW	Field	Description
15:00	RW	Message Data	If the Message Enable bit is set, the message/vector data is driven onto the lower word of the memory write transaction's data phase. This bit is read/write.

6.8. MSI-X

6.8.1. MSI-X Capability Structure in PCI Configuration Space




Figure 7. MSI-X Capability Structure




Figure 8. MSI-X Table Structure




Figure 9. MSI-X PBA Structure

6.8.2. Message Control

Table 17. Message Control

Bits	RW	Field	Description
15	RW	MSI-X Enable	If 1, and the MSI Enable bit in the MSI Message Control register is 0, the function is permitted to use MSI-X to request service and is prohibited from using its INTx# pin. System configuration software sets this bit to enable MSI-X. A device driver is prohibited from writing this bit to mask a function's service request. If 0, the function is prohibited from using MSI-X to request service. This bit's state after reset is 0 (MSI-X is disabled). This bit is read/write.
14	RW	Function Mask	If 1, all of the vectors associated with the function are masked, regardless of their per-vector Mask bit states. If 0, each vector's Mask bit determines whether the vector is masked or not. Setting or clearing the MSI-X Function Mask bit has no effect on the state of the per-vector Mask bits. This bit's state after reset is 0 (unmasked). This bit is read/write.
13:11	RO	Reserved	Always returns 0 on a read. A write operation has no effect.
10:00	RO	Table Size	System software reads this field to determine the MSI-X Table Size N, which is encoded as N-1. The RTL8102E-GR value is '00000000001', indicating a table size of 2.

6.8.3. Table Offset/BIR

Table 18. Table Offset/BIR

Bits	RW	Field	Description
31:03	RW	Table Offset	Used as an offset from the address contained by one of the function's Base Address registers to point to the base of the MSI-X Table. The lower 3 BIR bits are masked off (set to zero) by software to form a 32bit QWORD-aligned offset. This field is read only.

Bits	RW	Field	Description																		
02:00	RO	BIR	Indicates which one of a function's Base Address registers, located beginning at 10h in Configuration Space, is used to map the function's MSI-X Table into Memory Space. <table><thead><tr><th>BIR Value</th><th>Base Address register</th></tr></thead><tbody><tr><td>0</td><td>10h</td></tr><tr><td>1</td><td>14h</td></tr><tr><td>2</td><td>18h</td></tr><tr><td>3</td><td>1Ch</td></tr><tr><td>4</td><td>20h</td></tr><tr><td>5</td><td>24h</td></tr><tr><td>6</td><td>Reserved</td></tr><tr><td>7</td><td>Reserved</td></tr></tbody></table> For a 64-bit Base Address register, the BIR indicates the lower DWORD. With PCI-to-PCI bridges, BIR values 2 through 5 are also reserved. The function's Base Address registers of RTL8102E-GR located beginning at 20h. This field is read only.	BIR Value	Base Address register	0	10h	1	14h	2	18h	3	1Ch	4	20h	5	24h	6	Reserved	7	Reserved
BIR Value	Base Address register																				
0	10h																				
1	14h																				
2	18h																				
3	1Ch																				
4	20h																				
5	24h																				
6	Reserved																				
7	Reserved																				

6.8.4. PBA Offset/PBA BIR

Table 19. PBA Offset/PBA BIR

Bits	RW	Field	Description
31:03	RO	PBA Offset	Used as an offset from the address contained by one of the function's Base Address registers to point to the base of the MSI-X PBA. The lower 3 PBA BIR bits are masked off (set to zero) by software to form a 32-bit QWORD-aligned offset. This field is read only.
02:00	RO	PBA BIR	Indicates which one of a function's Base Address registers, located beginning at 10h in Configuration Space, is used to map the function's MSI-X PBA into Memory Space. The PBA BIR value definitions are identical to those for the MSI-X Table BIR. This field is read only.

6.8.5. Message Address for MSI-X Table Entries

Table 20. Message Address for MSI-X Table Entries

Bits	RW	Field	Description
31:02	RW	Message Address	System-specified message lower address. For MSI-X messages, the contents of this field from an MSI-X Table entry specifies the lower portion of the DWORD aligned address for the memory write transaction. This field is read/write.
01:00	RW	Message Address	For proper DWORD alignment, software must always write zeroes to these two bits; otherwise the result is undefined. The state of these bits after reset must be 0. These bits are permitted to be read only or read/write.

6.8.6. Message Upper Address for MSI-X Table Entries

Table 21. Message Upper Address for MSI-X Table Entries

Bits	RW	Field	Description
31:00	RW	Message Upper Address	System-specified message upper address bits. This field is read/write.

6.8.7. Message Data for MSI-X Table Entries

Table 22. Message Data

Bits	RW	Field	Description
31:00	RW	Message Data	System-specified message data. For MSI-X messages, the contents of this field are taken from an MSI-X Table entry. In contrast to message data used for MSI messages, the low-order message data bits in MSI-X messages are not modified by the function. This field is read/write.

6.8.8. Vector Control for MSI-X Table Entries

Table 23. Vector Control for MSI-X Table Entries

Bits	RW	Field	Description
31:01	RW	Reserved	After reset, the state of these bits must be 0. However, for potential future use, software must preserve the value of these reserved bits when modifying the value of other Vector Control bits. If software modifies the value of these reserved bits, the result is undefined.
00	RW	Mask Bit	When this bit is set, the function is prohibited from sending a message using this MSI-X Table entry. However, any other MSI-X Table entries programmed with the same vector will still be capable of sending an equivalent message unless they are also masked. This bit's state after reset is 1 (entry is masked). This bit is read/write.

6.8.9. Pending Bits for MSI-X PBA Entries

Table 24. Pending Bits for MSI-X PBA Entries

Bits	RW	Field	Description
63:00	RW	Pending Bits	For each Pending Bit that is set, the function has a pending message for the associated MSI-X Table entry. Pending bits that have no associated MSI-X Table entry are reserved. After reset, the state of reserved Pending bits must be 0. Software should never write, and should only read Pending Bits. If software writes to Pending Bits, the result is undefined. Each Pending Bit's state after reset is 0 (no message pending). These bits are permitted to be read only or read/write.

6.9. Receive-Side Scaling (RSS)

The RTL8102E-GR is compliant with the Network Driver Interface Specification (NDIS) 6.0 Receive-Side Scaling (RSS) technology for the Microsoft Windows family of operating systems. RSS allows packet receive-processing from a network adapter to be balanced across the number of available computer processors, increasing performance on multi-CPU platforms.

6.9.1. Receive-Side Scaling (RSS) Initialization

During RSS initialization, the Windows operating system will inform the RTL8102E-GR to store the following parameters: hash function, hash type, hash bits, indirection table, BaseCPUNumber, and the secret hash key.

Hash Function

The default hash function is the Toeplitz hash function.

Hash Type

The hash types indicate which field of the packet needs to be hashed to get the hash result. There are several combinations of these fields, mainly, TCP/IPv4, IPv4, TCP/IPv6, IPv6, and IPv6 extension headers.

- TCP/IPv4 requires hash calculations over the IPv4 source address, the IPv4 destination address, the source TCP port and the destination TCP port.
- IPv4 requires hash calculations over the IPv4 source address and the IPv4 destination address.
- TCP/IPv6 requires hash calculations over the IPv6 source address, the IPv6 destination address, the source TCP port and the destination TCP port.
- IPv6 requires hash calculations over the IPv6 source address and the IPv6 destination address
(*Note: The RTL8102E-GR does not support the IPv6 extension header hash type in RSS.*)

Hash Bits

Hash bits are used to index the hash result into the indirection table

Indirection Table

The Indirection Table stores values that are added to the BaseCPUNumber to enable RSS interrupts to be restricted from some CPUs. The OS will update the Indirection Table to rebalance the load.

BaseCPUNumber

The lowest number CPU to use for RSS. BaseCPUNumber is added to the result of the indirection table lookup.

Secret hash key

The key used in the Toeplitz function. For different hash types, the key size is different.

6.9.2. RSS Operation

After the parameters are set, the RTL8102E-GR will start hash calculation on each incoming packet and forward each packet to its correct queue according to the hash result. If the incoming packet is not in the hash type, it will be forwarded to the primary queue. The hash result plus the BaseCPUNumber will be indexed into the indirection table to get the correct CPU number. The RTL8102E-GR uses three methods to inform the system of incoming packets: inline interrupt, MSI, and MSIX. Periodically the OS will update the indirection table to rebalance the load across the CPUs.

7. Characteristics

7.1. Absolute Maximum Ratings

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

Table 25. Absolute Maximum Ratings

Symbol	Description	Minimum	Maximum	Unit
VDD33, AVDD33	Supply Voltage 3.3V	-0.3	+0.5	V
AVDD12, DVDD12	Supply Voltage 1.2V	-0.3	+0.4	V
EVDD12	Supply Voltage 1.2V	TBD	TBD	-
DCinput	Input Voltage	-0.3	Corresponding Supply Voltage + 0.5	V
DCoutput	Output Voltage	-0.3	Corresponding Supply Voltage + 0.5	V
	Storage Temperature	-55	+125	°C

* Refer to the most updated schematic circuit for correct configuration.

7.2. Recommended Operating Conditions

Table 26. Recommended Operating Conditions

Description	Pins	Minimum	Typical	Maximum	Unit
Supply Voltage VDD	VDD33, AVDD33	2.97	3.3	3.63	V
	AVDD12, DVDD12	1.1	1.2	1.32	V
	EVDD12	1.14	1.2	1.26	V
Ambient Operating Temperature T _A	-	0	-	70	°C
Maximum Junction Temperature	-	-	-	125	°C

* Refer to the most updated schematic circuit for correct configuration.

7.3. Crystal Requirements

Table 27. Crystal Requirements

Symbol	Description/Condition	Minimum	Typical	Maximum	Unit
F _{ref}	Parallel resonant crystal reference frequency, fundamental mode, AT-cut type.	-	25	-	MHz
F _{ref} Stability	Parallel resonant crystal frequency stability, fundamental mode, AT-cut type. T _a =25°C.	-50	-	+50	ppm
F _{ref} Tolerance	Parallel resonant crystal frequency tolerance, fundamental mode, AT-cut type. T _a =-20°C ~+70°C.	-30	-	+30	ppm
F _{ref} Duty Cycle	Reference clock input duty cycle.	40	-	60	%
ESR	Equivalent Series Resistance.	-	-	-	Ω
DL	Drive Level.	-	-	0.5	mW

7.4. Thermal Characteristics

Table 28. Thermal Characteristics

Parameter	Minimum	Maximum	Units
Storage Temperature	-55	+125	°C
Ambient Operating Temperature	0	70	°C

7.5. DC Characteristics

Table 29. DC Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
VDD33, AVDD33	3.3V Supply Voltage	-	2.97	3.3	3.63	V
EVDD12, AVDD12	1.2V Supply Voltage	-	1.1	1.2	1.32	V
DVDD12	1.2V Supply Voltage	-	1.1	1.2	1.32	V
Voh	Minimum High Level Output Voltage	Ioh = -4mA	0.9 * VDD33	-	VDD33	V
Vol	Maximum Low Level Output Voltage	Iol = 4mA	0	-	0.1 * VDD33	V
Vih	Minimum High Level Input Voltage	-	1.8	-	-	V
Vil	Maximum Low Level Input Voltage	-	-	-	0.8	V
Iin	Input Current	Vin = VDD33 or GND	0	-	0.5	μA
Icc33	Average Operating Supply Current from 3.3V	-	-	TBD	-	mA
Icc12	Average Operating Supply Current from 1.8V	-	-	TBD	-	mA

* Refer to the most updated schematic circuit for correct configuration.

7.6. AC Characteristics

7.6.1. Serial EEPROM Interface Timing

93C46(64*16)/93C56(128*16)




Figure 10. Serial EEPROM Interface Timing

Table 30. EEPROM Access Timing Parameters

Symbol	Parameter	EEPROM Type	Min.	Max.	Unit
tcs	Minimum CS Low Time	9346	1000	-	ns
twp	Write Cycle Time	9346	-	10	ms
tsk	SK Clock Cycle Time	9346	4	-	μs
tskh	SK High Time	9346	1000	-	ns
tskl	SK Low Time	9346	1000	-	ns
tcss	CS Setup Time	9346	200	-	ns
tcsH	CS Hold Time	9346	0	-	ns
tdis	DI Setup Time	9346	400	-	ns
tdih	DI Hold Time	9346	400	-	ns
tdos	DO Setup Time	9346	2000	-	ns
tdoh	DO Hold Time	9346	-	2000	ns
tsv	CS to Status Valid	9346	-	1000	ns

7.7. PCI Express Bus Parameters

7.7.1. Differential Transmitter Parameters

Table 31. Differential Transmitter Parameters

Symbol	Parameter	Min	Typical	Max	Units
UI	Unit Interval ²	399.88	400	400.12	ps
V _{TX-DIFFP-P}	Differential Peak to Peak Output Voltage	0.800	-	1.2	V
V _{TX-DE-RATIO}	De-Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB
T _{TX-EYE}	Minimum Tx Eye Width	0.75	-	-	UI
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median	-	-	0.125	UI
T _{TX-RISE, T_{TX-FALL}}	D+/D- Tx Output Rise/Fall Time	0.125	-	-	UI
V _{TX-CM-ACp}	RMS AC Peak Common Mode Output Voltage	-	-	20	mV
V _{TX-CM-DCACTIVE-IDLEDELTA}	Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	0	-	100	mV
V _{TX-CM-DCLINE-DELTA}	Absolute Delta of DC Common Mode Voltage between D+ and D-	0	-	25	mV
V _{TX-IDLE-DIFFp}	Electrical Idle Differential Peak Output Voltage	0	-	20	mV
V _{TX-RCV-DETECT}	The amount of voltage change allowed during Receiver Detection	-	-	600	mV
V _{TX-DC-CM}	The TX DC Common Mode Voltage	0	-	3.6	V
I _{TX-SHORT}	TX Short Circuit Current Limit	-	-	90	mA
T _{TX-IDLE-MIN}	Minimum time spent in Electrical Idle	50	-	-	UI
T _{TX-IDLE-SETTO-IDLE}	Maximum time to transition to a valid Electrical Idle after sending an Electrical Idle ordered set	-	-	20	UI
T _{TX-IDLE-TOTO-DIFF-DATA}	Maximum time to transition to valid TX specifications after leaving an Electrical Idle condition	-	-	20	UI
RL _{TX-DIFF}	Differential Return Loss	10	-	-	dB
RL _{TX-CM}	Common Mode Return Loss	6	-	-	dB
Z _{TX-DIFF-DC}	DC Differential TX Impedance	80	100	120	Ω
L _{TX-SKEW}	Lane-to-Lane Output Skew	-	-	500+2 UI	ps
C _{TX}	AC Coupling Capacitor	75	-	200	nF
T _{crosslink}	Crosslink Random Timeout	0	-	1	ms

Note1: Refer to PCI Express Base Specification, rev.1.1, for correct measurement environment setting of each parameter.

Note2: The data rate can be modulated with an SSC (Spread Spectrum Clock) from +0 to -0.5% of the nominal data rate frequency, at a modulation rate in the range not exceeding 30 kHz – 33 kHz. The +/- 300 ppm requirement still holds, which requires the two communicating ports be modulated such that they never exceed a total of 600 ppm difference.

7.7.2. Differential Receiver Parameters

Table 32. Differential Receiver Parameters

Symbol	Parameter	Min.	Typical	Max.	Units
UI	Unit Interval	399.88	400	400.12	ps
V _{RX-DIFFp-p}	Differential Input Peak to Peak Voltage	0.175	-	1.200	V
T _{RX-EYE}	Minimum Receiver Eye Width	0.4	-	-	UI
T _{RX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median	-	-	0.3	UI
V _{RX-CM-ACp}	AC Peak Common Mode Input Voltage	-	-	150	mV
RL _{RX-DIFF}	Differential Return Loss	10	-	-	dB
RL _{RX-CM}	Common Mode Return Loss	6	-	-	dB
Z _{RX-DIFF-DC}	DC Differential Input Impedance	80	100	120	Ω
Z _{RX-DC}	DC Input Impedance	40	50	60	Ω
Z _{RX-HIGH-IMP-DC}	Powered Down DC Input Impedance	200 k	-	-	Ω
V _{RX-IDLE-DET-DIFFp-p}	Electrical Idle Detect Threshold	65	-	175	mV
T _{RX-IDLE-DET-DIFFENTERTIME}	Unexpected Electrical Idle Enter Detect Threshold Integration Time	-	-	10	ms
L _{RX-SKEW}	Total Skew	-	-	20	ns

Note: Refer to PCI Express Base Specification, rev.1.1, for correct measurement environment setting of each parameter.

7.7.3. REFCLK Parameters

Table 33. REFCLK Parameters

Symbol	Parameter	100MHz Input		Units	Note
		Min	Max		
Rise Edge Rate	Rising Edge Rate	0.6	4.0	V/ns	2,3
Fall Edge Rate	Falling Edge Rate	0.6	4.0	V/ns	2,3
V _{IH}	Differential Input High Voltage	+150	-	mV	2
V _{IL}	Differential Input Low Voltage	-	-150	mV	2
V _{CROSS}	Absolute crossing point voltage	+250	+550	mV	1,4,5
V _{CROSS DELTA}	Variation of V _{CROSS} over all rising clock edges	-	+140	mV	1,4,9
V _{RB}	Ring-back Voltage Margin	-100	+100	mV	2,12
T _{STABLE}	Time before V _{RB} is allowed	500	-	ps	2,12
T _{PERIOD AVG}	Average Clock Period Accuracy	-300	+2800	ppm	2,10,13
T _{PERIOD ABS}	Absolute Period (including Jitter and Spread Spectrum)	9.847	10.203	ns	2,6
T _{CCJITTER}	Cycle to Cycle jitter	-	150	ps	2
V _{MAX}	Absolute Max input voltage	-	+1.15	V	1,7
V _{MIN}	Absolute Min input voltage	-	-0.3	V	1,8

Symbol	Parameter	100MHz Input		Units	Note
		Min	Max		
Duty Cycle	Duty Cycle	40	60	%	2
Rise-Fall Matching	Rising edge rate (REFCLK+) to falling edge rate (REFCLK-) matching	-	20	%	1,14
Zc-DC	Clock source DC impedance	40	60	Ω	1,11

Note1: Measurement taken from single ended waveform.

Note2: Measurement taken from differential waveform.

Note3: Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-).

The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 14, page 33.

Note4: Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-. See Figure 10, page 27.

Note5: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 10, page 27.

Note6: Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative PPM tolerance, and spread spectrum modulation. See Figure 13, page 32.

Note7: Defined as the maximum instantaneous voltage including overshoot. See Figure 10, page 27.

Note8: Defined as the minimum instantaneous voltage including undershoot. See Figure 10, page 27.

Note9: Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system. See Figure 11, page 32.

Note10: Refer to Section 4.3.2.1 of the PCI Express Base Specification, Revision 1.1 for information regarding PPM considerations.

Note11: System board compliance measurements must use the test load card described in Figure16. REFCLK+ and REFCLK- are to be measured at the load capacitors CL. Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or differential probe can be used for differential measurements. Test load $C_L = 2$ pF.

Note12: T_{STABLE} is the time the differential clock must maintain a minimum ± 150 mV differential voltage after rising/falling edges before it is allowed to droop back into the $V_{RB} \pm 100$ mV differential range. See Figure 15.

Note13: PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000 MHz exactly or 100 Hz. For 300 PPM then we have a error budget of 100 Hz/PPM * 300 PPM = 30 kHz. The period is to be measured with a frequency counter with measurement window set to 100 ms or greater. The ± 300 PPM applies to systems that do not employ Spread Spectrum or that use common clock source. For systems employing Spread Spectrum there is an additional 2500 PPM nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2800 PPM

Note14: Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ± 75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 12, page 32.

Note15: Refer to PCI Express Card Electromechanical Specification, rev.1.1, for correct measurement environment setting of each parameter.




Figure 11. Single-Ended Measurement Points for Absolute Cross Point and Swing




Figure 12. Single-Ended Measurement Points for Delta Cross Point




Figure 13. Single-Ended Measurement Points for Rise and Fall Time Matching




Figure 14. Differential Measurement Points for Duty Cycle and Period




Figure 15. Differential Measurement Points for Rise and Fall Time




Figure 16. Differential Measurement Points for Ringback




Figure 17. Reference Clock System Measurement Point and Loading

7.7.4. Auxiliary Signal Timing Parameters

Table 34. Auxiliary Signal Timing Parameters

Symbol	Parameter	Min	Max	Units
T_{PVPERL}	Power stable to PERSTB inactive	100	-	ms
$T_{PERST-CLK}$	REFCLK stable before PERSTB inactive	100	-	μ s
T_{PERST}	PERSTB active time	100	-	μ s
T_{FAIL}	Power level invalid to PWRGD inactive	-	500	ns
T_{WKRF}	LANWAKEB rise – fall time	-	100	ns





Figure 18. Auxiliary Signal Timing

8. Mechanical Dimensions



9. Ordering Information

Table 35. Ordering Information

Part Number	Package	Status
RTL8102E-GR	64-Pin QFN 'Green' package	Production

Note: See page 3 for Green package and version identification.

Realtek Semiconductor Corp.

Headquarters

No. 2, Innovation Road II

Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

www.realtek.com.tw