Realtek device drivers for Windows

Realtek PDF datasheets for RTL8801

Welcome to the PDF datasheet, where you can download PDF files for RTL8801. We currently have 197 PDF files available, of which only 2 are for RTL8801. All PDF files come from public sources and from various websites where they have been freely downloadable.
If you have any datasheet missing here, write to us. Thank you.


File type

PDF

File name rtl8801b_datasheet_3.4.pdf
Datasheet version 3.4
Release 2003-08-11  [August '03]
File size
Warning: Undefined variable $result in /www/doc/www.rtl-drivers.eu/www/include/funkcepdo.php on line 110
Downloaded 871×

Realtek PDF datasheet RTL8801 for free download

Designed for the following chipset:
- RTL8801B

The RTL8801B provides a two-port physical layer (PHY) function in a cable-based IEEE 1394-1995 and IEEE P1394a network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission.

1. Data bits to be transmitted through the cable ports are received from the Link On 2/4/8 data lines (D0-D8), and are latched internally in the RTL8801B in synchronization with the 49.152MHz system clock. These bits are combined serially, encoded, and transmitted at 98.304, 196.608, or 393.216Mbps as an outbound data-strobe information stream. During transmission, the encoded data is transmitted on the twisted pair B (TPB) cable pair(s), and the encoded strobe information is transmitted on the twisted pair A (TPA) cable pair(s).

2. During packet reception the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe information is received on the TPB cable pair. The received data-strobe information is decoded to recover the received clock signal and the serial data bits. The serial data bits are split into two nibbles, or four by two bits, and parallel transmitted (repeated) out of the other active (connected) cable ports.

3. Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The output of these comparators is used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage. The value of the common-mode voltage is used during arbitration to set the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable common-mode voltage for the presence of a remotely supplied twisted-pair bias voltage. The presence or absence of this common-mode voltage is used as an indication of cable connection status. The cable connection status signal is internally debounced in the RTL8801B on a cable disconnect-to-connect. The debounced cable connection status signal initiates a bus reset. On a cable disconnect-to-connect, a debounce delay is incorporated. There is no delay on a cable disconnect.



Click on the download icon to start downloading the PDF file.
This is not a driver, but technical information or information about the selected product.
The link to the documentation in PDF format is functional for the next 15 minutes!

Download PDFfrom 2003-08-11



File type

PDF

File name rtl8801_datasheet_1.0.pdf
Datasheet version 1.0
Release 2002-07-01  [July '02]
File size
Warning: Undefined variable $result in /www/doc/www.rtl-drivers.eu/www/include/funkcepdo.php on line 110
Downloaded 1078×

Realtek PDF datasheet RTL8801 for free download

Designed for the following chipset:
- RTL8801

The RTL8801 provides three-port physical layer(PHY) function in a cable-based IEEE 1394-1995 and IEEE P1394a network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission.

Data bits to be transmitted through the cable ports are received from the Link on 2/4/8 data lines (D0-D8), and are latched internally in the RTL8801 in synchronization with the 49.152 MHZ system clock these bits are combined serially, encoded, and transmitted at 98.304 , 196.608 or 393.216Mbps as the outbound data-strobe information stream. During transmission, the encoded data transmitted differential on the TPB cable pair(s), and the encoded strobe information is transmitted differentially on the TPA cable pair(s).

During packet reception the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded Strobe information is received on the TPB cable pair. The received datastrobe information is decoded to recover the received clock signal and the serial data bits. The serial data bits are split into two or four parallel transmitted (repeated) out of the other active (connected) cable ports.

Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The output of these comparators are used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable commonmode voltage. The value of this common mode voltage is used during arbitration to set the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable commonmode voltage for the presence of the remotely supplied twisted-pair bias voltage. The presence or absence of this common-mode voltage is used as an indication of cable connection status. The cable connection status signal is internally debounced in the RTL8801 on a cable disconnect-to-connect. The debounced cable connection status signal initiates a bus reset. On a cable disconnect-to-connect a debounce delay is incorporated. There is no delay on a cable disconnect.



Click on the download icon to start downloading the PDF file.
This is not a driver, but technical information or information about the selected product.
The link to the documentation in PDF format is functional for the next 15 minutes!

Download PDFfrom 2002-07-01




We hope that our offer of available documents has helped you.
If so, please share information about our site - thank you.


Latest Windows 10 64bit drivers

Version Date DNL
6001.0.15.113 2022-02-22 82×
1030.44.0809.2021 2021-12-20 73×
10.49.1223.2021 2021-12-20 712×
10.0.22000.21353 2021-11-24 814×
10.0.22000.21352 2021-10-11 31×

Latest Windows 11 64bit drivers

Version Date DNL
6001.0.15.113 2022-02-22 82×
1030.44.0809.2021 2021-12-20 73×
10.0.22000.21353 2021-11-24 814×
10.0.22000.21352 2021-10-11 31×
6001.0.10.336 2021-09-07 32×

Latest Realtek PDF's

PDF Datasheet Date
RTL8721 2021-08-03
RTL8722 2021-08-03
RTL8720 2019-04-24
RTL8671 2019-04-10
RTL8822 2018-08-27

Copyright © 2006 - 2022, BUBIK s. r. o. | Designed by Bajola